... leakage in the O state based on the fact that most stored bits are 0 in data as well as instruction cache memories . The SRAM cells that we investigate are designed to be symmetric , but they become randomly asymmetric ... Register - renaming ...